

Bay Trail-M/D Platform – Intel® Trusted Execution Engine (Intel® TXE) 1.1 SKU Firmware for Windows*

Bring-Up Guide

Revision 1.8

March 2015

Intel Confidential



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

Intel, Pentium, Celeron, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.


*Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation. All rights reserved.



Contents

1	Introduction	7
	1.1 Terminology	7
2	Quick Start Check-List.....	8
	2.1 First Boot of Bay Trail-M/D.....	8
3	Procedure	9
	3.1 Prerequisites	9
	3.2 Start FITC.....	9
	3.3 Set Up Build Environment	9
	3.4 Create Flash Image.....	11
	3.4.1 Using GUI.....	11
	3.4.2 Using Command Line	14
	3.5 XML Configuration.....	14
	3.5.1 Save Your Settings	14
	3.5.2 Load FITC Configuration	15
	3.6 Flashing Target.....	16
	3.6.1 Using DediProg.....	16
	3.6.2 Using FPT	17
4	FPF Configuration File.....	19
	4.1 FPF Mirroring.....	19
	4.1.1 Motivation	19
	4.1.2 FPF Mirroring in FITC.....	20
5	Intel® TXE Secure Boot Manifest Generation using FLAMInGO Tool.....	21
	5.1 FLAMInGo Tool Parameters	21
	5.2 Creating Secure Boot Manifest & Signing IBB	22
	Prerequisites:.....	22
	Creation and Signing Procedure.....	22
	5.3 Creating Key Manifest & Signing IBB	23
	Prerequisites:.....	23
	Creation and Signing Procedure.....	23
	5.4 How to Confirm Verified Boot Executed Successfully.....	25
6	Sample Signer –Verified Boot Manifest Signing Reference Tool	27
7	Widevine* KeyBox Provisioning Procedure	Error! Bookmark not defined.
8	Intel® Trusted Execution Engine Interface (Intel® TXEI) Driver	28
	8.1 Install the Intel® TXEI Driver using Installer.....	28
	8.2 Install the Intel® TXEI Driver using Command Line	30
9	Using WinPE Tools	32
10	Using EFI System Tools in UEFI Shell with UEFI Secure Boot Enabled Option.....	33
11	Intel TXEManuf.....	34
	11.1 Prerequisites	34
	11.2 TXEManuf Usage.....	34



12	Intel® TXE FW Update	35
	12.1 Prerequisites	35
	12.2 FWUpdate Usage	35
13	Intel® System Scope Tool (Intel® SST)	36
14	FITC Soft Straps	37




Figures

Figure 1. Enviroment Variables	9
Figure 2. Environment Variables	10
Figure 3. FITC Set Up	10
Figure 4. Define Output Path	11
Figure 5. Select Platform Type.....	11
Figure 6. BIOS Region	12
Figure 7. Configure Flash Image Size	12
Figure 8. Build Image	13
Figure 9. Warning Message	13
Figure 10. Image Output	13
Figure 11. FITC Configuration	14
Figure 12. Save Configuration	15
Figure 13. Configuration Protection	15
Figure 14. Load Configuration	16
Figure 15. Set Voltage.....	16
Figure 16. Select Image	17
Figure 17. Prog Option	17
Figure 18. Result Expected	17
Figure 21. FPF Mirroring in FITC	20
Figure 20. FPFconfigFile.txt Example	22
Figure 21. FPFconfigFile.txt Example	24
Figure 22. Verified Boot Enabled – IBB is shielded from User.....	26
Figure 23. Verified Boot had Not Been Executed – IBB is visible.....	26
Figure 24. Signing Tool.....	27
Figure 25. Intel® TXE Installation Steps.....	29
Figure 26. Intel® TXEI Installation.....	30
Figure 27. Windows Security Prompt	30
Figure 28. Finishing Intel® TXEI Installation	31
Figure 29. Verify Intel® TXEI Installation in Device Manager.....	31
Figure 30. Intel® System Scope Tool Screen Shot	36

Tables

Table 1. Fuse Files	19
Table 2. Parameters.....	21
Table 3. SOC Strap 0	37
Table 4. SOC Strap 2	38
Table 5. SOC Strap 3	40
Table 6. SOC Strap 4	42
Table 7. SOC Strap 5	43
Table 8. SOC Strap 7	44
Table 9. SOC Strap 8	45



Revision History

Revision Number	Description	Revision Date
1.3	Added Widevine* Provisioning support (Steps 6,7 in chapter 3.4.1, Chapter 7 and 15: Appendix A)	October 2013
1.4	New Content: <ul style="list-style-type: none">- Chapters 4, 5, 6, and Chapter 16: Error! Reference source not found.- Added ciphertext CEK in Error! Reference source not found.- Added Note in Intel® TXEI Driver section that Installation is relevant only for Windows* OS	November 2013
1.5	New Content: <ul style="list-style-type: none">- Using WinPE Tools – Chapter 9- Added DELAY_PCIE_RLS is SOC Strap 4	December 2013
1.6	Intel® TXE FW 1.1 Point Release. Added this note in introduction: Please note: Some of the chapters in this document are relevant for Android projects only (Chapter 7, Appendix A, and Appendix B)	January 2014
1.7	Added step 4 for Windows* 7 users in chapter 8.1 “Install the Intel® TXEI Driver using Installer” Chapter 5 Intro and title edited	February 2014
1.8	Removed Android Support	March 2015



1 Introduction

This document covers the future Intel® Pentium® processor or future Intel® Celeron® processor N- & J- series based platform (formerly Bay Trail-M/D platform) firmware bring-up procedure for Intel® quad-core technology SoC (B2 silicon).

The bring-up procedure primarily involves building a FW image. Once the FW image is built, it can be programmed to the Bay Trail platform. All the paths mentioned in this guide are relative path to the root of the given kit.

1.1 Terminology

Term	Description
FITC	Flash Image Tool Creation
FPT	Flash Programming Tool
Intel® TXE	Intel® Trusted Execution Engine (Intel® TXE)
Intel® TXEI	Intel® Trusted Execution Engine Interface (Intel® TXEI)

§



2 Quick Start Check-List

2.1 First Boot of Bay Trail-M/D

To run first basic boot of the Bay Trail-M/D platform, ensure to have the following:

- Build the SPI FW image
 - Build the image using FITC tool as described in section 3.4 and flash the image components from the FW kit
- Flash the SPI FW image
 - Flash using Dediprog or FPT method as described in section Flashing Target3.6
- If using Windows OS: Install Intel® Trusted Execution Engine Interface (Intel® TXEI) Driver as described in section 7
 - Once the platform boots, install the Intel TXEI driver found in the FW Kit
- Verify Intel® Trusted Execution Engine (Intel® TXE) information
 - Run TXEInfo tool found in the FW kit "\\System Tools\\TXEInfo\\" directory
- Verify Intel TXE status via TXEManuf tool
 - Run TXEManuf tool found in the FW kit "\\System Tools\\TXEManuf\\" directory
 - Use TXEManuf.cfg to enable/disable tests of interest

For more details on each of these steps, please refer to the appropriate chapter within the Intel TXE FW Bring up Guide.

§

3 Procedure

3.1 Prerequisites

- fitc.exe: can be found under \\System tools\Flash_Image_Tool folder
- DediProg SF100
- FPT can be found under \\System tools\Flash_Programming_Tool


3.2 Start FITC

- Invoke Flash Image Tool by navigating to \\System tools\Flash_Image_Tool folder
- Double click fitc.exe.

3.3 Set Up Build Environment

In the main menu select Build→ Environment Variables.

Figure 1. Enviroment Variables



Edit your configuration as shown below.

- **\$Source Dir:** The location where FITC will look for binary images during the image creation process
- **\$DestDir:** The location where FITC will save the binary image
- **\$WorkingDir:** The location where FITC.exe is running. Please keep it as "."

Figure 2. Environment Variables





Figure 3. FITC Set Up




Note: Please use the environment variables when defining output path in Build → Build Settings, as shown

3.4 Create Flash Image

3.4.1 Using GUI


1. Run fitc.exe.
2. Define output image name and path
3. Build → Build Settings → Output path

Figure 4. Define Output Path



4. Select platform type
 - a. On the platform selection list, select Bay Trail – Notebook or Bay Trail – Desktop before modifying and building the flash image.
SOC straps definition will be changed upon Platform selection.


Figure 5. Select Platform Type






5. Fill in Intel TXE Region:
 - a. Select "TXE Region" and double click "TXE Binary Input File"
 - b. Select \\Image Components\TXE\ .*.bin
6. Fill in BIOS Region:
 - a. Select "BIOS Region" and double click "BIOS binary input file"
 - b. Load BIOS image (*.ROM)


Figure 6. BIOS Region



7. Configure SPI Flash image size
 - a. Select Flash Image/ Component Section/ Flash component 1 density
 - b. Configure the size of the SPI Flash image (e.g. 8MB, 4MB)
 - c. Save XML


Figure 7. Configure Flash Image Size






8. Build image

Figure 8. Build Image



Note: A warning will appear when building the image, Click “Yes”.

Figure 9. Warning Message



The output image will be located at the path given at step 3.4.1

Figure 10. Image Output





3.4.2 Using Command Line

Please use the command line to create image through command line:

```
fitc.exe newfiletmpl.xml -b -txe PRODUCTION_TXE_Region.bin -bios  
BIOS_Region.ROM
```


- Please note, if the Intel TXE Region or BIOS region not at the same directory as FITC tool you will need to mention the path

3.5 XML Configuration

3.5.1 Save Your Settings

9. When opening FITC.exe, it loads defaults settings defined in newfiletmpl.xml (located in the same folder as FITC.exe)

Figure 11. FITC Configuration



Name	Date modified	Type
Int	8/29/2012 15:29	File folder
fitc.exe	8/22/2012 10:15	Application
fitc.ini	10/3/2012 15:46	Configuration
fitc.log	10/3/2012 16:05	Text Docume
fitctmpl.xml	8/22/2012 10:09	XML Docume
fitcwizardhelp.chm	8/22/2012 10:09	Compiled HT
newfiletmpl.xml	10/3/2012 15:49	XML Docume
outimage.bin	10/3/2012 13:43	BIN File
outimage.map	10/3/2012 13:43	Linker Addres
saveMe.xml	10/3/2012 14:08	XML Docume
vsccommn.bin	8/22/2012 10:09	BIN File

10. To save your custom settings, in the main menu select File→Save As. Select a name and location for the XML file that contains all the settings configured so far. It is recommended that you save this file in the same directory as FITC.exe is located for easy access.



Figure 12. Save Configuration





Figure 13. Configuration Protection




11. Protect configuration XML file from accidental changes by checking the "Read-only" attribute, as shown below.

3.5.2 Load FITC Configuration

Default or custom settings can be loaded by selecting File→Open in the main menu, and navigating to the desired xml configuration file.



Figure 14. Load Configuration



3.6 Flashing Target

3.6.1 Using DediProg

12. Run DediProg Software
13. Click "Detect" to verify SPI flash detection
14. Please make sure the voltage is set to 1.8v by clicking Config-> Miscellaneous settings
15. Click "File" button and select the FW image built in step 3.4.

Figure 15. Set Voltage





Figure 16. Select Image




16. Click "Prog" to flash the flash image to the target

Figure 17. Prog Option




17. Verify flashing was performed correctly

Figure 18. Result Expected



3.6.2 Using FPT

1. FPT is a Windows based tool aimed to program FW on the platform (FPT is running from the platform). Under \\System tools\Flash_Programming_Tool



2. Copy the FW image to the root folder of the FPT tool and rename it to outimage.bin. (For simplicity, we will use \\Flash_Programming_Tool\\Windows when referring to FPT tool directory)
3. Open command line with administrative privileges, navigate to \\Flash_Programming_Tool\\Windows or Windows64 and type:

```
Ftpt.exe -LIST
```

The system should respond with the number of SPI Flash devices available. For example:

```
--- Flash Devices Found ---  
W25Q64BV ID:0xEF4017 Size: 8192KB (65536Kb)  
W25Q64BV ID:0xEF4017 Size: 8192KB (65536Kb)
```

4. Program the SPI Flash image to the Flash device(s) by issuing the following command at the prompt:

```
fptw.exe /f outimage.bin
```

5. If the programming was successful, then the following message will be shown:

```
FPT Operation Passed
```



4 FPF Configuration File

- FPF configuration file is an input to FPT, FITC, and to Manifest Generation tool.
- FPF configuration file can be found under \\System tools\FpfConfigFile.txt.
- The file contains a list of fuses, where each line describes a fuse file in the following pattern: **[ID]:[Value]:[Locked]**
ID: Fuse file ID
Value: Desired value of fuse file in ****hex**** digits, must be byte-aligned (For single bit file, should be 00 or 01)
Locked: Boolean indicates if the file should be locked (TRUE/FALSE).
Example: FUSE_FILE_ALT_BIOS_LIMIT:1FFF:FALSE

Table 1. Fuse Files

Name	Description
OEM_KEY_HASH	Hash of the key material used by the OEM to sign the Secure Boot Manifest
ALT_BIOS_LIMIT	Alternative BIOS limit. Used to locate the Alternative copy of the IBB and the manifests. This is actually the 13 MSbits of the physical address. LSbits assumed to be 0xFFF
SB_EN	This bit indicates that SB it is enable and the other values where already configured
KEY_MANIFEST_ID	This is the ID of the of the Key Manifest (if 0 no Key Manifest is required)
FUSE_FILE_GLOBAL_VALID	FW Flag that marks that all OEM Fuses have been programed.
FUSE_FILE_TPM_DISABLE	FW SKU flag: marks if Firmware TPM is enabled in the Platform.

4.1 FPF Mirroring

4.1.1 Motivation

FPF mirroring allows validation\testing of FPF on the FW level, as oppose to manufacturing phase, where the FPF's are HW fused.


FPF mirroring is done via FPF configuration file.



4.1.2 FPF Mirroring in FITC

1. Edit the FPF configuration file according to the required features. (default matches platform POR)
2. Fill in the Intel TXE region in FITC, as described in section 3.4.1.
3. Double click on Intel FPF Mirroring File in
TXE Region->Configuration->TXE and navigate to the edited FPF configuration file, as depicted.

Figure 19. FPF Mirroring in FITC





5 Intel® TXE Secure Boot Manifest Generation using FLAMInGO Tool

Intel® TXE Secure Boot Manifest is used to authenticate the BIOS Initial Boot Block (IBB)

Key Manifest authenticates the key used to sign the Intel TXE Secure Boot Manifest. Key Manifest is optional.


Intel recommended method is Key Manifest

5.1 FLAMInGo Tool Parameters

Table 2. Parameters

Parameter Name	Description
PublicKeyFile	Public key file to calculate Sha256 from
HashFileout	Name of the file to place the SHA256 digest of the public key
FuseConfigFile	Name of the file that contains the fuses configuration
ManifestName	String that identifies the manifest, same name must be used when completing the manifest generation
IBBFile	Name of the file that contains IBB data (maximum 127kb)
SVN	Security Version Number
SigningKey	Name of the file that contains the public key of the key that is used to sign the manifest
OEMDataFile	Name of the file that contains OEM data (maximum 400 bytes)
KeyManifestFile	Name of the file that contains a valid key manifest generated by this
SignatureFile	Name of the file that contains an RSA signature of the hash file generated when creating a manifest
Unsigned	Creates the blob of the manifest without generating a hash (optional)

- For further information type "FLAMInGO.exe ?"



5.2 Creating Secure Boot Manifest & Signing IBB

This section will cover creating and signing of the SB manifest which is required to enable verified boot.

Prerequisites:

- Public and private key to be used for signing the BIOS
- FLAMInGo tool (can be found in the FW kit)
- SampleSigner (can be found in the FW kit)
- FPFconfigFile.txt (can be found the FW Kit)
- IBB (127KB) – Initial Boot Block

Creation and Signing Procedure

1. Open CMD and use Flamingo to hash the certificate:
FLAMInGO.exe HashKey pubkey.cer PubKeyHash.txt
the output will be the PubKeyHash.txt which will include the hash of the public key.
2. Insert the hash of the public key from the previous step into the FPFconfigFile.txt under FUSE_FILE_OEM_KEY_HASH_1,
and enable secure boot by setting the FUSE_FILE_SECURE_BOOT_EN value to 01.
the result should look like this (with your own hash key inside):

Figure 20. FPFconfigFile.txt Example

```
#This Fuse bit is for enabling Verified Boot. Change value to "01" to enable Secure/verified boot
FUSE_FILE_SECURE_BOOT_EN:01:FALSE

#Hash of the public part of the OEM signing key obtained with the Flamingo tool
FUSE_FILE_OEM_KEY_HASH_1:1234321123213543213543213543188735135135134621364354354135643413:FALSE

#The 13 Most Significant Bits of address of alternate copy of IBB within BIOS region|
#Alt_bios_limit file is 16 bits wide; applicable values are up to 0x1FFF (13 bits effective).
FUSE_FILE_ALT_BIOS_LIMIT:0000:FALSE

#This is the ID of the of the Key Manifest ('0' indicates no key manifest is required)
FUSE_FILE_KEY_MANIFEST_ID:00:FALSE
```

3. Use Flamingo to create the Secure Boot manifest
FLAMInGo.exe SBManCreate [FuseConfigFile] [Manifest Name] [IBBFile] [SVN][Signing Key] [-OEMDataFile <OEMDataFile>]
The output will be the hash of the Secure Boot manifest and an .xml structure file with the name [Manifest Name]
4. Sign the Hash of the Secure Boot Manifest using sampleSigner:
SampleSigner.exe [HashFileToSign] [PrivateKeyFile] [OutSignatureFile]
The output will be the signature file.



5. Complete the process by integrating the Secure Boot manifest with the IBB
FLAMInGo.exe SBManComplete [FuseConfigFile] [Manifest Name] [Signature File]
The output here will be a 128KB .bin file which will include the Secure Boot manifest (1KB) and the IBB (rest of the 127KB)
6. Copy the 128KB file to the end of the BIOS or the full SPI image.

Sample run of the tools:

```
FLAMInGO.exe HashKey pubkey.cer PubKeyHash.txt  
FLAMInGO.exe SBManCreate FuseConfigFile.txt manifest IBB.bin 2 pubkey.cer -oemdatafile  
oemdata.bin  
SampleSigner.exe manifest_SB_hash.bin pubkey.cer manifest_sig.bin  
FLAMInGO.exe SBManComplete FuseConfigFile.txt manifest manifest_sig.bin
```

5.3 Creating Key Manifest & Signing IBB

This section will cover creating and signing of the Key manifest which is required to perform verified boot using Key Manifest.

Prerequisites:

- Create two Public and private key sets and a certificate from each pair, one for the Key manifest (e.g Kmpubkey) and one for the secure boot manifest (e.g SBpubkey).
- FLAMInGo tool (can be found in the FW kit)
- SampleSigner (can be found in the FW kit)
- FPFconfigFile.txt (can be found in the FW Kit)
- IBB (127KB)

Creation and Signing Procedure

1. Use Flamingo to hash the Key Manifest certificate:
FLAMInGO.exe HashKey Kmpubkey.cer KMPubKeyHash.txt
the output will be the KMPubKeyHash.txt which will include the hash of the public key of the Key Manifest.
2. In the FPFconfigFile.txt file:
 - Insert the hash of the Key Manifest public key from the previous section under FUSE_FILE_OEM_KEY_HASH_1
 - Enable secure boot by setting the FUSE_FILE_SECURE_BOOT_EN value to 01
 - Set the Key Manifest ID under FUSE_FILE_KEY_MANIFEST_ID, note that the Key Manifest ID should be different from 00.
 - The result should look like this (with your own hash key and Key Manifest ID inside):



Figure 21. FPFconfigFile.txt Example

```
#This Fuse bit is for enabling Verified Boot. Change value to "01" to enable Secure/verified boot
FUSE_FILE_SECURE_BOOT_EN:01:FALSE

#Hash of the public part of the OEM signing key obtained with the Flamingo tool
FUSE_FILE_OEM_KEY_HASH_1:1234321123213543213543213543188735135135134621364354354135643413:FALSE

#The 13 Most Significant Bits of address of alternate copy of IBB within BIOS region
#Alt_bios_limit file is 16 bits wide; applicable values are up to 0x1FFF (13 bits effective).
FUSE_FILE_ALT_BIOS_LIMIT:0000:FALSE

#This is the ID of the of the Key Manifest ('0' indicates no key manifest is required)
FUSE_FILE_KEY_MANIFEST_ID:01:FALSE
```

3. Use Flamingo to generate the hash of the Key Manifest:
FLAMInGo.exe KeyManCreate [FuseConfigFile] [ManifestName][KeyToCerify]
[SVN] [SigningKey]
 - KeyToCertify is the the certificate of the Secure Boot Manifest to be used (e.g SBpubkey)
 - SVN will be set to 0 for testing (this is relevant for Key revocation)
 - SigningKey is the certificate of the Key Manifest
4. Sign the hash using SampleSigner
**SampleSigner.exe [HashFileToSign] [KMPrivateKeyFile]
[OutSignatureFile]**
the output will be the signature file.
5. Complete the creation of the Key Manifest
FLAMInGo.exe KeyManComplete [FuseConfigFile] [ManifestName] [SignatureFile]
 - With this step giving the Key Manifest, the next step is to create the Secure Boot Manifest (using the Key Manifest in the process).
6. Create the Secure Boot Manifest (the OEM data file is optional)
FLAMInGo.exe SBManCreate [FuseConfigFile] [Manifest Name] [IBBFile]
[SVN][Signing Key] [-OEMDataFile <OEMDataFile>][-KeyManifestFile
<KeyManifestFile>]
 - The FuseConfigFile (FPFconfigFile.txt file) is the original one from the Key Manifest creating
 - SVN will be set to 0 for testing
 - The KeyManifestFile is the output of step 5
 - The output of this section is the hash of the Secure Boot Manifest
7. Sign the hash using sample signer
SampleSigner.exe [HashFileToSign] [PrivateKeyFile] [OutSignatureFile]
 - The output of this step is the signature file ([OutSignatureFile]).
8. Complete the process by integrating the Secure Boot Manifest, the Key Manifest and the IBB



**FLAMInGo.exe SBManComplete [FuseConfigFile] [Manifest Name]
[Signature File]**

- The FuseConfigFile (FPFconfigFile.txt file) here is the original one used in the creation of the Key Manifest.
- The output from this step is a 132KB file that includes the Key Manifest [4KB], the Secure Boot Manifest [1KB] and the IBB [127KB].

9. Copy the 132KB file to the end of the BIOS or the full SPI image.

5.4 How to Confirm Verified Boot Executed Successfully

- From the EFI shell run "PCI 1A 0"
 - Verify offset 50h shows "5C": verified boot executed using mirroring, if not executed the value will be "00".
 - When enabling verified boot using fused silicon, the value of offset 50h will be "41".

PCI Segment	00	Bus	00	Device	1A	Func	00	[EFI 00001A0000]	
00000000:	86	80	18	0F	06	01	10	00-0A 00 80 10 00 00 00 00	*.....*
00000010:	00	00	50	90	00	00	40	90-00 00 00 00 00 00 00	*..P...@..*
00000020:	00	00	00	00	00	00	00	00-00 00 00 00 86 80 70 72	*.....pr*
00000030:	00	00	00	00	80	00	00	00-00 00 00 00 FF 01 00 00	*.....*
00000040:	05	00	00	1F	00	40	00	80-00 00 00 69 00 00 00 00	*....@....i..*
00000050:	5C	00	F8	3E	04	01	00	00-00 00 00 00 00 00 00 00	*\..>.....*
00000060:	00	00	00	10	01	00	00	00-00 00 00 00 00 00 00 00	*.....*
00000070:	00	00	00	00	00	00	00	00-00 00 00 00 00 00 00 00	*.....*
00000080:	01	A0	03	48	08	00	00	00-00 00 00 00 00 00 00 00	*...H.....*
00000090:	00	00	00	00	00	00	00	00-00 00 00 00 00 00 00 00	*.....*
000000A0:	05	00	00	00	00	00	00	00-00 00 00 00 00 00 00 00	*.....*
000000B0:	00	00	00	C0	02	00	00	00-00 00 00 00 00 00 00 00	*.....*
000000C0:	09	10	00	00	00	00	00	7F-00 00 00 01 00 00 00 00	*.....*
000000D0:	08	30	00	00	00	00	00	00-00 00 00 00 00 00 00 00	*.O.....*
000000E0:	00	00	00	00	00	00	00	00-00 00 00 00 00 00 00 00	*.....*
000000F0:	00	00	00	00	00	00	00	00-1A 0F 0A 01 00 00 00 00	*.....*

- Run: "MEM FFFE0000 -b"
 - Verify at this offset in memory that IBB is shielded from the user (had been copied to the SRAM) as shown below.
If verified boot had not been executed, the IBB will be exposed in this offset.





Figure 22. Verified Boot Enabled – IBB is shielded from User

Memory Address	FFFFE0000	200 Bytes	
FFFFE0000:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0010:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0020:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0030:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0040:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0050:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0060:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0070:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0080:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0090:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00A0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00B0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00C0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00D0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00E0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00F0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0100:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0110:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0120:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0130:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0140:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0150:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*

Figure 23. Verified Boot had Not Been Executed – IBB is visible

Memory Address	00000000FFFFE0000	200 Bytes	
FFFFE0000:	24 53 42 4D 01 00 00 00-00 04 00 00 01 00 00 00	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*\$SBM.....*
FFFFE0010:	00 00 00 00 00 31 37 D8 4B-82 8A 8B D8 7C FE BF 83	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*....17.k.....*
FFFFE0020:	E4 F2 7D 1A 71 69 88 26-55 86 16 CA 82 88 AC EA	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*....qi.&u.....*
FFFFE0030:	81 58 A9 99 00 00 00 00-00 00 00 00 00 00 00 00	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.x.....*
FFFFE0040:	00 00 00 00 00 00 00 00-00 00 00 00 00 00 00 00	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE0050:	00 00 00 00 00 00 00 00-24 46 55 44 62 A2 22 81	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....\$FUDb."*
FFFFE0060:	51 35 48 4F 88 92 55 F6-C0 61 42 90 FF 00 FF 00	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*QSHO..U..aB....*
FFFFE0070:	FF 00 FF 00 20 77 28 0D-E3 3F 85 61 20 DD E3 89	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.... w(.?.a ...*
FFFFE0080:	7F 3B D6 69 FC 5C 7E F5-56 A1 8C 1B 3C C8 A7 41	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.;.i.\..V...<..A*
FFFFE0090:	14 AF 76 1E D0 12 00 00-00 42 42 41 59 5F 58 36	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*..V.....BBAY_X6*
FFFFE00A0:	34 5F 52 5F 56 36 35 5F-33 31 00 00 00 00 00 00	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*4_R_V65_31.....*
FFFFE00B0:	00 00 00 00 00 00 00 00-00 FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00C0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00D0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*
FFFFE00E0:	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF	*.....*




6 Sample Signer –Verified Boot Manifest Signing Reference Tool

Signing reference tool can be found under \\Flash Manifest Generation Tool \SampleSigner.exe.

Parameters:

1. Hash file to sign
2. Private key
3. The output location of the signed file.

Figure 24. Signing Tool



§



7 Intel® Trusted Execution Engine Interface (Intel® TXEI) Driver

Note: Installing Intel® TXEI driver is relevant only if you use Windows OS.

7.1 Install the Intel® TXEI Driver using Installer

1. Navigate to the root folder of the Intel TXE Installer ([\\Installers](#))
2. Double click "SetupTXE.exe"
3. Follow the installation procedure as shown in Figure 25. Intel® TXE Installation Steps.
4. For Windows 7 users only: Intel® Trusted Execution Engine Interface (Intel® TXEI) Driver uses KMDF (WDF) 1.11, which is built-in on Windows 8 and Windows 8.1. However, Windows 7 doesn't have it. Please install Kernel-Mode Driver Framework (KMDF) version 1.1. Otherwise, yellow bang appears on Intel TXEI device upon installation. Please follow instructions in this link: [KB2685811](#)






Figure 25. Intel® TXE Installation Steps





7.2 Install the Intel® TXEI Driver using Command Line


Please use this option as an alternative method. Installing the driver via Installer is the recommended method.

1. 1. Verify Intel TXEI driver is not installed on your system by:
 - a. Open Device Manager (right click on My Computer -> Manage)
 - b. Go to Device Manager subcategory
 - c. Open System devices subcategory
 - d. Look for device called "PCI Encryption/ Decryption Controller".

If "Intel® Trusted Execution Engine Interface" is already installed, uninstall it by right click->uninstall and check the "*Delete the driver software for this device*" checkbox.


2. Open command line with admin privileges and navigate to the root folder of TXEi.inf (\\TXEI_Driver\\x64 or x86)
3. Type "pnputil.exe -i -a TXEI.inf"

Figure 26. Intel® TXEI Installation



4. Select "Install"

Figure 27. Windows Security Prompt



**Figure 28. Finishing Intel® TXEI Installation**

```
Administrator: C:\Windows\system32\cmd.exe


C:\Users\Admin\Desktop\TXEI_Driver\x64>pnputil -i -a TXEI.inf
Microsoft PnP Utility

Processing inf :          TXEI.inf
Successfully installed the driver on a device on the system.
Driver package added successfully.
Published name :          oem7.inf

Total attempted:          1
Number successfully imported: 1

C:\Users\Admin\Desktop\TXEI_Driver\x64>pnputil -i -a TXEI.inf
```

5. Verify Intel® TXEI is installed by referring to device manager→System devices:

Figure 29. Verify Intel® TXEI Installation in Device Manager

§



8 Using WinPE Tools

When using Windows FW tools in WinPE, please remember to load the TXEI driver at every boot.

This can be done by: `X:\Windows\System32>drvload.exe <path>\TXEI.inf`.

TXEI.inf can be found in every FW kit release.



9 Using EFI System Tools in UEFI Shell with UEFI Secure Boot Enabled Option

Due to Microsoft's mandatory UEFI Shells and related applications requirement (System.Fundamentals.Firmware.UEFI SecureBoot), when running Intel or customer manufacturing utilities in UEFI shell, customer is required to disable UEFI Secure boot via BIOS setup menu or UEFI variable. If OEM/ODM wants to run specific EFI tool that need to run with UEFI secure boot, OEM/ODM will sign that EFI tool with their OEM key.



10 Intel TXEManuf

Intel TXEManuf tool will auto-detect the hardware/firmware SKU, and automatically runs tests to check functionality of their related features on the manufacturing line.


10.1 Prerequisites

Intel® TXEI driver must be installed. (Please refer to section Note: for instructions on how to install Intel® TXEI driver).

10.2 TXEManuf Usage

For detailed instructions please refer to “Intel TXEManuf” section in “System Tools User Guide” document, located at the System Tools folder.

§



11 Intel® TXE FW Update

Intel FWUpdate tool allows an end user, such as an IT administrator, to update Intel TXE FW without having to reprogram the entire flash device. It then verifies that the update was successful.

11.1 Prerequisites

Intel® TXEI driver must be installed. (Please refer to section 8 for instructions on how to install Intel® TXEI driver).

11.2 FWUpdate Usage

For detailed instructions please refer to “Intel TXE FW Update” section in “System Tools User Guide” document, located at the root folder.


§



12 Intel® System Scope Tool (Intel® SST)

The Intel® System Scope Tool (Intel® SST) is a tool which gives the complete snapshot of the system including both hardware and the software details.

Figure 30. Intel® System Scope Tool Screen Shot



- This tool is useful for providing full platform information for debugging purposes.
- An output file can be saved in .html format and attached to Bay Trail sightings
- This tool can be found on Intel® VIP inside the Bay Trail-M/D Compliance Kits (PV VIP kit # 54724).

13 FITC Soft Straps

Table 3. SOC Strap 0


Location	Parameter	Values	Description
	BIOS Protected Range 4 Base	0x0000	Specifies the lower base of the BIOS protected range number 4. Address bits [11:0] are assumed to be 12'h000 for the base comparison. (goes to bits [12:0] at register: [Protected_Range_4] PR4 (@0x84)).
	BIOS Protected Range 4 Limit	0x0000	Specifies the upper limit of the BIOS protected range number 4. Address bits [11:0] are assumed to be 12'hFFF for the limit comparison. (Goes to bits [28:16] at register: [Protected_Range_4] PR4 (@0x84)).
	BIOS Protected Range 4 Write Protection Enable	True False (default)	When set, this bit indicates that the Base and Limit fields are valid and that writes directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared. Disabling this protected range could be done also by the security override pin strap. (this soft strap and the security override pin strap are reflected into bit 31 at register: [Protected_Range_4] PR4 (@0x84)).




Table 4. SOC Strap 2

Location	Parameter	Values	Description
	SPI Boot Block Size	00: 64KB (Default): Invert A16 if Top Swap is enabled. 01: 128KB: Invert A17 if Top Swap is enabled. 10: 256KB: Invert A18 if Top Swap is enabled	Sets SPI Boot Block Size
	SIO1_F0_Disable	False (default) True	Disable LPSS1 function 0 (DMA). false = enable. true = disable
	SIO1_F1_Disable	False (default) True	Disable LPSS1 function 1 (PWM#1). false = enable. true = disable
	SIO1_F2_Disable	False (default) True	Disable LPSS1 function 2 (PWM#2). false = enable. true = disable
	SIO1_F3_Disable	False (default) True	Disable LPSS1 function 3 (HSUART#1). false = enable. true = disable
	SIO1_F4_Disable	False (default) True	Disable LPSS1 function 4 (HSUART#2). false = enable. true = disable
	SIO1_F5_Disable	False (default) True	Disable LPSS1 function 5 (SPI). false = enable. true = disable
	SCC SDIO Disable	False (default) True	Disable SDIO. false = enable. true = disable
	SCC SDCARD Disable	False (default) True	Disable SDCARD. false = enable. true = disable
	HAD Disable	False (default) True	Disable HD Audio. false = enable. true = disable
	LPE Disable	False (default) True	Disable LPE. false = enable. true = disable
	XHCI Disable	False (default) True	Disable USH. false = enable. true = disable
	LAN Disable	True (default) False	Disable GbE. False = enable. true = disable
	SATA Disable	False (default) True	Disable SATA. False = enable. true = disable
	EHCI Disable	False (default) True	Disable USB: false = enable, true = disable



Location	Parameter	Values	Description
	PCIe 0 Disable	False (default) True	Disable PCIe port 0. False = enable. true = disable



Location	Parameter	Values	Description
	PCIe 1 Disable	False (default) True	Disable PCIe port 1. False = enable. true = disable
	PCIe 2 Disable	False (default) True	Disable PCIe port 2. False = enable. true = disable
	PCIe 3 Disable	False (default) True	Disable PCIe port 0. False = enable. true = disable
	SIO2 F0 Disable	False (default) True	Disable LPSS2 function 0 (I2C#0). false = enable. true = disable
	SIO2 F1 Disable	False (default) True	Disable LPSS2 function 1 (I2C#1). false = enable. true = disable
	SIO2 F2 Disable	False (default) True	Disable LPSS2 function 2 (I2C#2). false = enable. true = disable
	SIO2 F3 Disable	False (default) True	Disable LPSS2 function 3 (I2C#3). false = enable. true = disable
	SIO2 F4 Disable	False (default) True	Disable LPSS2 function 4 (I2C#4). false = enable. true = disable
	SIO2 F5 Disable	False (default) True	Disable LPSS2 function 5 (I2C#5). false = enable. true = disable

Table 5. SOC Strap 3



Location	Parameter	Values	Description
	SIO2 F6 Disable	False (default) True	Disable LPSS2 function 6 (I2C#6). false = enable. true = disable
	SIO2 F7 Disable	False (default) True	Disable LPSS2 function 7 (I2C#7). false = enable. true = disable
	DISBENDCLK_SSEN	False (default) True	Enable spread spectrum to DISPLAY BEND: false = disable, true = enable
	DISPSSCLK_SSEN	False (default) True	Enable spread spectrum to DISPLAY SS: false = disable, true = enable
	HFHPLLCLK_SSEN	False (default) True	Enable spread spectrum to HFHPLL: false = disable, true = enable
	PCIECLK_SSEN	False (default) True	Enable spread spectrum to PCIe: false = disable, true = enable
	SATACLK_SSEN	False (default) True	Enable spread spectrum to SATA: false = disable, true = enable
	OTG Super Speed PHY Disable	False (default) True	Disable OTG Super Speed PHY. false = enable. true = disable
	XHCI Super Speed PHY Disable	False (default) True	Disable USH Super Speed PHY. false = enable. true = disable
	Spread Percentage	0.456 (default) 0.439 0.423 0.391 and more...	Select Spread Spectrum Percentage (%). 0.456 is the Intel recommended value. Other values are for testing purposes only.



Table 6. SOC Strap 4



Location	Parameter	Values	Description
	LPC GPIO Select	1'b0: LPC (default) 1'b1: GPIO	Select the usage of LPC pins
	LPCCCLK1_enb	True (default) False	False = disable. true = enable
	LPCCCLK_SLC	1'b0 - iLPCCCLK0 (default) 1'b1 - iLPCCCLK1	Select LPC return clock source. This soft-strap is reflected to LPCC.LPCCCLK_SLC register
	DELAY_PCIE_RLS	False (default) True Note: Not configurable strap. Value automatically set according to PCIECLK_SEEN value.	When set, PCIe reset release will be delayed after PMC patch load. Note: if PCIECLK_SEEN is enabled, DELAY_PCIE_RLS must be set as 1

Table 7. SOC Strap 5

Location	Parameter	Values	Description
	STGREN Register	1: Port Staggering Enabled (default) 0: No Port Staggering	Set the default for the PCI. Port Staggering Enabled: 0 = No Port Staggering, 1 = Port Staggering Enabled. This strap sets the default value of the PCIe PORTSTAGEN register.
	Lane Reversal	0: No Lane Reversal (default) 1: Lane Reversal	Lane Reversal: 0 = No Lane Reversal, 1 = Lane Reversal.
	Root Port Configuration	00: 4x1s Port 1 (x1), Port 2 (x1), Port 3 (x1), Port 4 (x1) (default) 01: 1x2, 2x1s Port 1 (x2), Port 3 (x1), Port 4 (x1) 10: 2x2 Port 1 (x2), Port 3 (x2) 11: 1x4 Port 1 (x4) Note ¹	Set the default value of root Port Configuration.

Note ¹: If the 'Root Port Configuration' default value is been changed in SOC Strap 5 the following changes need to be performed as well:

If the Value of "Root Port Configuration" been changed to "01: 1x2, 2 x1s Port 1 (x2), Port 3 (x1), Port 4 (x1)"
Require change of "PCIe 1 Disable" value in PCH Strap 2 from "false" to "true".

If the Value of "Root Port Configuration" been changed to "10: 2x2 Port 1 (x2), Port 3 (x2)",
Require change of "PCIe 1 Disable" and "PCIe 3 Disable" in PCH Strap 2 from "false" to "true".

If the Value of "Root Port Configuration" been changed to "11: 1x4 Port 1 (x4))",
Require change of "PCIe 1 Disable" and "PCIe 2 Disable" as well as "PCIe 3 Disable" in PCH Strap 2 from "false" to "true".



Table 8. SOC Strap 7



Location	Parameter	Values	Description
	PCIECMNLNPW Enable	True (default) False	False = disable, true = enable. NOTE: Integrated clock usage and specs must be signed off by SEG architects.
	PCIELANE0PWREN	True (default) False	PCIE Enables power for digital (synthesized) logic for the Common Lane logic and PLL1Core uPAR: false = disable, true = enable.
	PCIELANE1PWREN	True (default) False	PCIE Enables power for digital (synthesized) logic in the data lane to reduce leakage.
	PCIELANE2PWREN	True (default) False	PCIE Enables power for digital (synthesized) logic in the data lane to reduce leakage.
	PCIELANE3PWREN	True (default) False	PCIE Enables power for digital (synthesized) logic in the data lane to reduce leakage.

Table 9. SOC Strap 8

Location	Parameter	Values	Description
	SATACMNLNPW Enable	True (default) False	False = disable, true = enable. NOTE: Integrated clock usage and specs must be signed off by SEG architects.
	SATALANE0PWREN	True (default) False	SATA Enables power for digital (synthesized) logic for the Common Lane logic and PLL1Core uPAR: false = disable, true = enable.
	SATALANE1PWREN	True (default) False	SATA Enables power for digital (synthesized) logic in the data lane to reduce leakage.
	Satastatus2PMC	True (default) False	False = SATA to indicate D3 status to PMC. True = SATA to indicate DEVSLP status to PMC.

§